Welcome to The Neuromorphic Engineer
You are in:
Welcome to the Technologies section. The latest articles for this section are displayed below:
RSS feed for technologies

Better late than never: Intel neural chips & memristors, but with a spin... »

Massimiliano Versace

Charles Augustine at Intel's Circuit Research Laboratory in Hillsboro, Oregon, and a few of his colleagues unveil their design for a neuromorphic chip based on memristors and spin valves. Neurdons have heard this before...

Modern classical conditioning: replacing a learning circuit in the brain »

Simeon A. Bamford and Paolo Del Giudice

A programmable chip can replace the ability of the cerebellum to learn a timed eye-blink response to a sound.
VLSI implementation of a 2.8 Gevent/s packet-based AER interface with routing and event sorting functionality »

Stefan Scholze, Stefan Schiefer, Johannes Partzsch, Stephan Hartmann, Christian Georg Mayr, Sebastian Höppner, Holger Eisenreich, Stephan Henker, Bernhard Vogginger, and Rene Schüffny

We present a high-speed communication infrastructure for a waferscale neuromorphic system, based on application-specific neuromorphic communication ICs in an field programmable gate arrays (FPGA)-maintained environment. The overall so-called pulse communication subgroup (ICs and FPGA) delivers a factor 25–50 more event transmission rate than other current neuromorphic communication infrastructures.

Neuromorphic silicon neurons and large-scale neural networks: challenges and opportunities »

Chi-Sang Poon and Kuan Zhou

Complementary metal-oxide-semiconductor (CMOS) transistors are commonly used in very-large-scale-integration (VLSI) digital circuits as a basic binary switch that turns on or off as the transistor gate voltage crosses some threshold. Carver Mead first noted that CMOS transistor circuits operating below this threshold in current mode have strikingly similar sigmoidal current–voltage relationships as do neuronal ion channels and consume little power; hence they are ideal analogs of...

''Smart'' phones, finally... the Adapteva chip »

Massimiliano Versace

Epiphany, the Adapteva multicore processor, has been designed with the primary goal of accelerating applications in low-power devices such as smartphones and tablets, but also servers (in particular, to reduce monstrous power demands of large servers)...


Tell us what to cover!

If you'd like to write an article or know of someone else who is doing relevant and interesting stuff, let us know. E-mail the editor and suggest the subject for the article and, if you're suggesting someone else's work, tell us their name, affiliation, and e-mail.